Docket No.: A0312.70494US00

## **AMENDMENTS TO THE SPECIFICATION**

Please replace the paragraph beginning on page 7, line 19 with the following amended paragraph:

The additional mirroring can be implemented as shown in **FIGS.** <u>6a</u> and <u>6b</u> <u>5a</u> and <u>5b</u>. **FIG.** 6b includes additional transistors T7-t14. MIRRP and MIRRN nodes come off the main mirror in **FIG.** 6a, but the ratio 1:F is chosen to be small so that devices T7 and T8 do not load the main mirror excessively and thereby degrade its performance. The high mirror ratio required to deliver power to the load is implemented by the PMOS current mirror consisting of devices T9, T10, T13, T14 and the NMOS current mirror consisting of devices T11, T12, T5 and T6. The effective mirror ratio of this "secondary" current mirror is (F×q/p×D/γ):1 as is evident from **FIGS.** <u>6a</u> and <u>6b</u> <u>5a</u> and <u>5b</u>. Also, even though the description has used CMOS transistors, the above ideas are by no means restricted to CMOS technology. It could be implemented in bipolar, bi-CMOS, or any other technology, including non-monolithic technology.